
SYNCHRON BANK-SWIT DUAL-PORT		IDT70V7339S
Features:	1 1	ins hold on all control, data, and
 512K x 18 Synchronous Bank-Switchable Dual-ported SRAM Architecture 	address inputs @ 200MHz – Data input, address, byte er	nable and control registers

- Data input, address, byte enable and control registers - Self-timed write allows fast cycle time
- ٠ Separate byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, 3.3V (±150mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V ٠ (±100mV) power supply for I/Os and control signals on each port
- ٠ Industrial temperature range (-40°C to +85°C) is available at 166MHz and 133MHz
- Available in a 144-pin Thin Quad Flatpack (TQFP), 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)
- Supports JTAG features compliant with IEEE 1149.1
 - Due to limited pin count, JTAG is not supported on the 144-pin TQFP package.



Functional Block Diagram

Full synchronous operation on both ports

- 64 independent 8K x 18 banks

- 9 megabits of memory on chip

High-speed data access

additional logic

4.2ns (133MHz) (max.)

Fast 3.4ns clock to data out

Counter enable and repeat features

Bank access controlled via bank address pins

- Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/

- Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.) Selectable Pipelined or Flow-Through output mode

Dual chip enables allow for depth expansion without

- 5ns cycle time, 200MHz operation (14Gbps bandwidth)

NOTE:

for details.

IDT70V7339S

High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Description:

The IDT70V7339 is a high-speed 512Kx18 (9Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. The device has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 8Kx18 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via the bank address pins under the user's direct control.

Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V7339 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The dual chip enables also facilitate depth expansion.

The 70V7339 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device(VDD) remains at 3.3V. Please refer also to the functional description on page 19.

Pin Configuration^(1,2,3,4)

11/20/01

A1 IO9L	A2 NC	A3 VSS	A4 TDO	A5 NC	A6 BA3L	A7 A12L	A8 A8L	A9 NC	A10 Vdd	^{A11} CLK∟	A12 CNTENL	A13 A4L	A14 A0L	A15 OPTL	A16 NC	A17 VSS
B1 NC	B2 VSS	B3 NC	B4 TDI	B5 BA4L	B6 BA0L	B7 A9L	B8 NC	B9 CEOL	B10 VSS		B12 A5L	B13 A1L	B14 Vss	B15 VDDQR	B16 I/O8L	B17 NC
C1 VDDQL	C2 I/O9R	C3 Vddqr	C4 PL∕FT∟	C5 BA5L	C6 BA1L	C7 A10L	C8 UBL	C9 CE1L	C10 Vss	C11 R/₩L	C12 A6L	C13 A2L	C14 VDD	C15 I/O8R	C16 NC	C17 VSS
D1 NC	D2 VSS	D3 I/O10L	D4 NC	D5 BA2L	D6 A11L	D7 A7L	d8 TBL	d9 Vdd	D10 OEL	D11 REPEATL	D12 A3L	D13 Vdd	D14 NC	d15 Vddql	d16 I/O7l	d17 I/O7r
e1 I/O11l	E2 NC	e3 Vddqr	e4 I/O10r										e14 I/O6l	E15 NC	E16 VSS	E17 NC
F1 VDDQL	F2 I/O11R	F3 NC	F4 Vss										F14 VSS	F15 I/O6R	F16 NC	F17 VDDQR
G1 NC	G2 VSS	G3 I/O12L	G4 NC										G14 NC	G15 Vddql	G16 I/O5L	G17 NC
H1 Vdd	H2 NC	H3 V DDQR	H4 I/O12R		70V7339BF BF-208 ⁽⁵⁾								H14 Vdd	H15 NC	H16 Vss	h17 I/O5r
ji Vddql	J2 Vdd	_{J3} Vss	^{J4} Vss										J14 Vss	J15 Vdd	J16 Vss	J17 Vddqr
K1 I/O14R	K2 VSS	k3 I/O13r	K4 VSS					Pin fp Viev					k14 I/O3r	k15 Vddql	K16 I/O4R	к17 Vss
L1 NC	l2 I/O14L	l3 Vddqr	l4 I/O13L										L14 NC	l15 I/O3l	L16 VSS	l17 I/O4l
m1 Vddql	M2 NC	m3 I/O15r	M4 Vss										M14 Vss	M15 NC	м16 I/O2R	M17 Vddqr
N1 NC	N2 Vss	N3 NC	n4 I/O15L										n14 I/O1r	n15 Vddql	N16 NC	N17 I/O2L
P1 I/O16R	P2 I/O16L	p3 Vddqr	P4 NC	^{P5} TRST	^{Рб} ВАзк	P7 A12R	P8 A8R	P9 NC	P10 Vdd	P11 CLKR	P12 CNTENR	P13 A4R	P14 NC	P15 I/O1L	P16 Vss	P17 NC
R1 Vss	R2 NC	R3 I/O17R	^{R4} TCK	rs BA4r	R6 BA0R	R7 A9R	R8 NC	^{R9} CE0R	R10 VSS	^{R11} ADSr	R12 A5R	R13 A1R	R14 Vss	r15 Vddql	r16 I/Oor	r17 Vddqr
T1 NC	t2 I/O17L	t3 Vddql	T4 TMS	t5 BA5r	t6 BA1r	t7 A10r	t8 UBr	^{T9} CE1R	T10 Vss	t11 R/Wr	t12 Agr	T13 A2R	T14 Vss	T15 NC	^{T16} Vss	T17 NC
U1 Vss	U2 NC	u3 PL/FTr	U4 NC	U5 BA2R	U6 A11R	U7 A7R	u8 TBr	U9 Vdd	U10 OEr	u 11 Repeata	U12 A3R	U13 A0R	U14 Vdd	U15 OPTR	U16 NC	U17 I/O0L

5628 drw 02c

- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

11/20/01

High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

5628 drw 02d

Pin Configuration^(1,2,3,4) (con't.)

70V7339BC BC-256⁽⁵⁾

256-Pin BGA Top View⁽⁶⁾


A1	^{A2}	A3	A4	^{A5}	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	BA4L	BA1∟	A11L	A8L	NC	CE1L	OEL	CNTENL	A5L	A2L	A0L	NC	NC
^{B1} NC	B2 NC	^{B3} TDO	^{B4} BA5L	^{B5} BA2L	B6 A12L	B7 A9L	B8 UBL	B9 CEOL	^{B10} R/WL	B11 REPEATL	B12 A4L	B13 A1L	^{B14} Vdd	B15 NC	^{B16} NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
NC	I/O9L	Vss	BA3L	BA0L	A10L	A7L	NC	LBL	CLK∟	ADS∟	A6L	A3L	OPT∟	NC	I/O8L
D1	d2	D3	D4	d5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	d16
NC	I/O9r	NC	PL/FT∟	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	NC	NC	I/O8R
e1	e2	E3	e4	e5	e6	e7	^{E8}	^{E9}	E10	e11	e12	e13	E14	e15	e16
I/O10r	I/O10l	NC	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddqr	NC	I/O7l	I/O7r
f1	F2	f3	F4	f5	^{F6}	F7	^{F8}	^{F9}	^{F10}	F11	^{F12}	f13	f14	^{F15}	f16
I/O11L	NC	I/O11r	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6r	NC	I/O6l
G1	^{G2}	g3	g4	G5	_{G6}	G7	_{G8}	^{G9}	G10	G11	G12	g13	g14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5l	NC	NC
^{H1} NC	h2	нз	h4	^{H5}	H6	нт	н ₈	H9	H10	H11	^{H12}	h13	H14	H15	h16
	I/O12r	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5r
J1	J2	j3	j4	^{J5}	_{J6}	_{J7}	_{J8}	^{J9}	^{J10}	J11	^{J12}	j13	J14	j15	j16
I/O13L	I/O14R	I/O13r	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O4R	I/O3r	I/O4l
кı	K2	кз	k4	к ₅	к ₆	кт	ка	к9	K10	K11	K12	k13	K14	K15	к16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VSS	Vddqr	NC	NC	І/Оз∟
l1	L2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	L15	l16
I/O15L	NC	I/O15R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2l	NC	I/O2R
^{M1}	^{M2}	^{мз}	m4	^{M5}	M6	M7	^{M8}	^{M9}	M10	M11	^{M12}	M13	^{M14}	^{M15}	M16
I/O _{16R}	I/O _{16L}	NC	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O1r	I/O1L	NC
N1	n2	N3	N4	n5	n6	n7	n8	n9		n11	n12	N13	N14	n15	N16
NC	I/O17r	NC	PL/FTr	Vddqr	Vddqr	Vddql	Vddql	Vddqr		Vddql	Vddql	Vdd	NC	I/Oor	NC
P1	P2	P3	^{р4}	P5	P6	P7	P8	P9	P10	P11	P12	Р13	P14	P15	P16
NC	I/O17L	TMS	ВАзк	BA0R	A10R	A7R	NC	TBR	CLKR	ADSR	A6R	Азк	NC	NC	I/Ool
R1	R2	^{R3}	R4	r5	R6	R7	r8	r9	^{R10}	R11	R12	R13	^{R14}	^{R15} NC	R16
NC	NC	TRST	BA5R	BA2r	A12R	A9R	UBr	CEor	R/WR	REPEATR	A4R	A1R	OPTr		NC
T1	T2	Т3	T4	T5	Т6	Т7	Т8	Т9	T10	T11	T12	T13	T14	T15	T16

NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).

- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.



- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 20mm x 20mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.
- 7. Due to the limited pin count, JTAG is not supported in the DD-144 package.

IDT70V7339S

High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	\overline{CE} OR, CE1R	Chip Enables		
R/WL	R/Wr	Read/Write Enable		
OEL	ŌĒr	Output Enable		
BAOL - BA5L	BAOR - BA5r	Bank Address ⁽⁴⁾		
Aol - A12l	Aor - A12r	Address		
1/Ool - 1/O17L	I/O0r - I/O17r	Data Input/Output		
CLKL	CLKr	Clock		
PL/FTL	PL/FTr	Pipeline/Flow-Through		
ADSL	ADSR	Address Strobe Enable		
		Counter Enable		
REPEATL	REPEATR	Counter Repeat ⁽³⁾		
LBL, UBL	LBr, UBr	Byte Enables (9-bit bytes)		
VDDQL	Vddor	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾		
OPTL	OPTr	Option for selecting VDDax ^(1,2)		
V	DD	Power (3.3V) ⁽¹⁾		
V	ss	Ground (0V)		
ſ	[DI	Test Data Input		
Т	DO	Test Data Output		
Т	СК	Test Logic Clock (10MHz)		
Т	MS	Test Mode Select		
TF	RST	Reset (Initialize TAP Controller)		

5628 tbl 01

Industrial and Commercial Temperature Ranges

- 1. VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS x.
- 4. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA0L BA5L ≠ BA0R BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

IDT70V7339S High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ranges

Truth Table I—Read/Write and Enable Control^(1,2,3,4)

OE ³	CLK	Ē₽	CE1	ŪB	LB	R/W	Upper Byte I/O9-17	Lower Byte I/O ₀₋₈	MODE
Х	Ŷ	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	\uparrow	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	\uparrow	L	Н	Н	Н	Х	High-Z	High-Z	All Bytes Deselected
Х	Ŷ	L	Н	Н	L	L	High-Z	Din	Write to Lower Byte Only
Х	Ŷ	L	Н	L	Н	L	Din	High-Z	Write to Upper Byte Only
Х	\uparrow	L	Н	L	L	L	Din	Din	Write to both Bytes
L	\uparrow	L	Н	Н	L	Н	High-Z	Dout	Read Lower Byte Only
L	Ŷ	L	Н	L	Н	Н	Dout	High-Z	Read Upper Byte Only
L	Ŷ	L	Н	L	L	Н	Dout	Dout	Read both Bytes
Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refer to Truth Table II for details.

3. OE is an asynchronous input signal.

4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	REPEAT ⁽⁶⁾	I/O ⁽³⁾	MODE
An	Х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	Ŷ	Н	L ⁽⁵⁾	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	Ŷ	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	An	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Set to last valid ADS load

Truth Table II—Address and Address Counter Control^(1,2,7)

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, UB/LB and OE.

3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.

4. ADS and REPEAT are independent of all other memory control signals including CEo, CE1 and UB/LB

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, UB/LB.

6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BAoL - BAsL ≠ BAoR - BAsR), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.

5628 tbl 02

5628 tbl 03

Industrial and Commercial Temperature Ranges

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	$0^{\circ}C$ to $+70^{\circ}C$	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV
	-		5628 tbl 04

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
ЮЛТ	DC Output Current	50	mA
NOTEO			5628 tbl 06

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 150mV.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	۷
Vss	Ground	0	0	0	۷
Vih	Input High Voltage (Address & Control Inputs)	1.7		Vddq + 100mV ⁽²⁾	V
Vih	Input High Voltage - I/O ⁽³⁾	1.7	_	$V_{DDQ} + 100 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3(1)		0.7	۷
NOTEO				56	28 tb1 05a

NOTES:

1. Undershoot of VIL $_{\geq}$ -1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 100mV.

 To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDOX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	۷
Vss	Ground	0	0	0	۷
Vih	Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0	_	Vddq + 150mV ⁽²⁾	V
Vih	Input High Voltage - I/O ⁽³⁾	2.0	-	$V_{DDQ} + 150 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3(1)	-	0.8	۷
NOTEC				562	28 tbl 05b

- 1. Undershoot of VIL $_{\geq}$ -1.5V for pulse width less than 10ns is allowed.
- 2. VTERM must not exceed VDDQ + 150mV.
- 3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDox for that port must be supplied as indicated above.

Industrial and Commercial Temperature Ranges

5628 tbl 08

Capacitance⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	8	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF
				5628 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from OV to 3V or from 3V to OV.

3. COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 150mV)

			70V7339S		
Symbol	Parameter	Test Conditions		Max.	Unit
LI	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ		10	μA
LO	Output Leakage Current ⁽¹⁾	$\overline{C}\overline{E}_0$ = Vih or CE1 = Vil, Vout = 0V to VDDQ		10	μA
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, $VDDQ = Min$.		0.4	V
Voн (3.3V)	Output High Voltage ⁽²⁾	Ioh = -4mA, VDDQ = Min.	2.4	—	V
Vol (2.5V)	Output Low Voltage ⁽²⁾	IOL = +2mA, $VDDQ = Min$.		0.4	V
Voн (2.5V)	Output High Voltage ⁽²⁾	IOH = -2mA, VDDQ = Min.	2.0	_	V

NOTES:

1. At $VDD \leq 2.0V$ leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.


DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾ ($V_{DD} = 3.3V \pm 150 \text{mV}$)

						9S200 ⁽⁷⁾ I Only	Co	9S166 ⁶⁾ m'l Ind	Co	39S133 m'l Ind	
Symbol	Parameter	Test Condition	Versio	on	Тур. ⁽⁴⁾	Max.	Тур. ⁽⁴⁾	Max.	Тур. ⁽⁴⁾	Max.	Uni
DD	Dynamic Operating Current (Both	CEL and CER= VIL, Outputs Disabled,	COM'L	S	815	950	675	790	550	645	m A
	Ports Active)	$f = fMAX^{(1)}$	IND	S			675	830	550	675	
IS B1	B1 Standby Current $\overline{CE}L = \overline{CE}R = VIH$ (Both Ports - TTL $f = fMAX^{(1)}$ Level Inputs)	COM'L	S	340	410	275	340	250	295	m A	
		IND	S			275	355	250	310		
IS B2	Standby Current	ne Port - TTL Active Port Outputs Disabled,	COM'L	S	690	770	515	640	460	520	m/
	Level Inputs)		IND	S			515	660	460	545	
IS B3	Full Standby Current	Both Ports \overline{CE} and	COM'L	S	10	30	10	30	10	30	m
	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	IND	S			10	40	10	40		
IS B4		COM'L	S	690	770	515	640	460	520	m	
	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		IND	S			515	660	460	545	1

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. $\underline{VDD} = 3.3V$, TA = $\underline{25^{\circ}C}$ for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).
- - $\overline{CEx} \ge Vcc 0.2V$ means $\overline{CEox} \ge Vcc 0.2V$ or $CEix \le 0.2V$ "X" represents "L" for left port or "R" for right port.
- 6. 166MHz Industrial Temperature not available in BF-208 package.
- 7. This speed grade available when VDDQ = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade is available in BC-256 only.



AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(2,3) (VDD = $3.3V \pm 150mV$, TA = 0°C to +70°C)

			70V7339S200 ⁽⁵⁾ Com'l Only		70V7339S166 ^(3,4) Com'l & Ind		70°C) 70V7339S133 ⁽³⁾ Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Мах.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽¹⁾	15		20		25		ns
tcvc2	Clock Cycle Time (Pipelined) ⁽¹⁾	5		6		7.5		ns
tCH1	Clock High Time (Flow-Through) ⁽¹⁾	5		6		7		ns
tcl1	Clock Low Time (Flow-Through) ⁽¹⁾	5		6		7		ns
tcн2	Clock High Time (Pipelined) ⁽²⁾	2.0		2.1		2.6		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.0		2.1		2.6		ns
tR	Clock Rise Time		1.5		1.5		1.5	ns
tF	Clock Fall Time		1.5		1.5		1.5	ns
ts a	Address Setup Time	1.5		1.7		1.8		ns
t ha	Address Hold Time	0.5		0.5		0.5		ns
tsc	Chip Enable Setup Time	1.5		1.7		1.8		ns
tнc	Chip Enable Hold Time	0.5		0.5		0.5		ns
tsw	R/W Setup Time	1.5		1.7		1.8		ns
tHW	R/W Hold Time	0.5		0.5		0.5		ns
ts d	Input Data Setup Time	1.5		1.7		1.8		ns
thd	Input Data Hold Time	0.5		0.5		0.5		ns
tsad	ADS Setup Time	1.5		1.7		1.8		ns
thad	ADS Hold Time	0.5		0.5		0.5		ns
tscn	CNTEN Setup Time	1.5		1.7		1.8		ns
then	CNTEN Hold Time	0.5		0.5		0.5		ns
t S R P T	REPEAT Setup Time	1.5		1.7		1.8		ns
thrpt	REPEAT Hold Time	0.5		0.5		0.5		ns
toe	Output Enable to Data Valid		4.0		4.0		4.2	ns
tolz	Output Enable to Output Low-Z	0.5		0.5		0.5		ns
toнz	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tcd1	Clock to Data Valid (Flow-Through) ⁽¹⁾		10		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.4		3.6		4.2	ns
toc	Data Output Hold After Clock High	1		1		1		ns
tскнz	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tc kl z	Clock High to Output Low-Z	0.5		0.5		0.5		ns
Port-to-Port [Jelay	I			8			
tco	Clock-to-Clock Offset	5.0		6.0		7.5		ns

3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.


4. 166MHz Industrial Temperature not available in BF-208 package.

5. This speed grade available when VDDQ = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade available in BC-256 package only.


^{1.} The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when \overline{FT} /PIPEx = VIH. Flow-through parameters (tcvc1, tcb1) apply when \overline{FT} /PIPEx = VIL for that port.

^{2.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPEx. FT/PIPEx should be treated as a DC signal, i.e. steady state during operation.


Timing Waveform of Read Cycle for Pipelined Operation (ADS Operation) ($\overline{FT}/PIPE'x' = VIH$)⁽²⁾








- 1. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 2. $\overline{ADS} = VIL$, \overline{CNTEN} and $\overline{REPEAT} = VIH$.
- 3. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE_1 = V_{IL}$, $\overline{UB}/\overline{LB} = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If $\overline{UB}/\overline{LB}$ was HIGH, then the appropriate Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.




Timing Waveform of a Multi-Device Flow-Through Read^(1,2)




- 1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V7339 for this waveform,
- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{UB}/\overline{LB}$, \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{REPEAT} = VIH.

Timing Waveform of Port A Write to Pipelined Port B Read^(1,2,4)




- 1. \overline{CE}_{0} , \overline{BE}_{n} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Timing Waveform with Port-to-Port Flow-Through Read^(1,2,4)

- 1. \overline{CE}_{0} , \overline{BE}_{n} , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcb1).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".




Timing Waveform of Pipelined Read-to-Write-to-Read

NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals. 2. $\overline{CE_0}$, $\overline{BE_n}$, and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.


Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)⁽²⁾




- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals. 1.
- CEO, UB/LB, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH. 2.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

Industrial and Commercial Temperature Ranges

Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = VIL)^{(2)}$



Timing Waveform of Flow-Through Read-to-Write-to-Read (\overline{OE} Controlled)⁽²⁾



NOTES:


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

2. CEo, UB/LB, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH.


 Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:


1. \overline{CE}_{0} , \overline{OE} , $\overline{UB}/\overline{LB}$ = VIL; CE1, R/W, and \overline{REPEAT} = VIH.

2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)^(1,6)



Timing Waveform of Counter Repeat for Flow Through Mode^(2,6,7)



- 1. \overline{CE}_{0} , $\overline{UB}/\overline{LB}$, and $R/\overline{W} = V_{IL}$; CE1 and $\overline{REPEAT} = V_{IH}$.
- 2. \overline{CE}_{0} , $\overline{UB}/\overline{LB} = VIL$; $CE_{1} = VIH$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
- 6. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0.
- 7. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

IDT70V7339S

High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Functional Description

The IDT70V7339 is a high-speed 512Kx18 (9 Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. Based on a standard SRAM core instead of a traditional true dual-port memory core, this bank-switchable device offers the benefits of increased density and lower cost-per-bit while retaining many of the features of true dual-ports. These features include simultaneous, random access to the shared array, separate clocks per port, 166 MHz operating speed, full-boundary counters, and pinouts compatible with the IDT70V3319 (256Kx18) dual-port family.

The two ports are permitted independent, simultaneous access into separate banks within the shared array. Access by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BAOL - BA5L \neq BAOR - BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

The IDT70V7339 provides a true synchronous Dual-Port Static RAM

interface. Registered inputs provide minimal setup and hold times on address, data and all critical control inputs.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE}_0 or a LOW on CE1 for one clock cycle will power down the internal circuitry on each port (individually controlled) to reduce static power consumption. Dual chip enables allow easier banking of multiple IDT70V7339s for depth expansion configurations. Two cycles are required with \overline{CE}_0 LOW and CE1 HIGH to read valid data on the outputs.

Depth and Width Expansion

The IDT70V7339 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7339 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.





Figure 4. Depth and Width Expansion with IDT70V7339

NOTE:

1. In the case of depth expansion, the additional address pin logically serves as an extension of the bank address. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory within the shared array that is not currently being accessed by the opposite port (i.e., $BA_{0L} - BA_{0R} - BA_{0R}$). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the parts within that bank may be corrupted (in the case that either or both parts are writing) or may result in invalid output (in the case that both ports are trying to read).

JTAG Timing Specifications



NOTES:

1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

2. Device outputs = All device outputs except TDO.

		70V7339		
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100		ns
рсн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40	_	ns
tır	JTAG Clock Rise Time	_	3(1)	ns
UF	JTAG Clock Fall Time	_	3(1)	ns
tjrst	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50		ns
ticd	JTAG Data Output		25	ns
tudc	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15		ns
Uн	JTAG Hold	15		ns

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

1. Guaranteed by design.

2. 30pF loading on external output signals.

3. Refer to AC Electrical Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

5628 tbl 12

Industrial and Commercial Temperature Ranges

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x301	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5628 tbl 13

5628 tbl 15

Scan Register Sizes

Register Name	Bit Size			
Instruction (IR)	4			
Bypass (BYR)	1			
Identification (IDR)	32			
Boundary Scan (BSR)	Note (3)			

5628 tbl 14

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

NOTES:


1. Device outputs = All device outputs except TDO.

2. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

Industrial and Commercial Temperature Ranges

Ordering Information



NOTES:

1. Available in BC-256 package only.

2. Industrial Temperature at 166Mhz not available in BF-208 package.

Datasheet Document History:

1/5/00:	Initial Public Offering
6/20/01:	Page 1 Added JTAG information for TQFP package
	Page 4 & 22 Changed TQFP package from DA to DD
	Corrected Pin number on TQFP package from 100 to 110
	Page 20 Increased tucb from 20ns to 25ns
8/6/01:	Page 4 Changed body size for DD package from 22mm x 22mm x1.6mm to 20mm x 20mm x 1.4mm
	Page 9 Changed IsB3 values for commercial and industrial DC Electrical Characteristics
11/20/01:	Page 2, 3 & 4 Added date revision for pin configurations
	Page 11 Changed to Evalue in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Page 1 & 22 Replaced TM logo with ® logo
03/18/02:	Page 1, 9, 11 & 22 Added 200MHZ specification
	Page 9 Tightened power numbers in DC Electrical Characteristics
	Page 14 Changed waveforms to show INVALID operation if tco < minimum specified
	Page 1 - 22 Removed "Preliminary" status
12/4/02:	Page 9, 11 & 22 Designated 200Mhz speed grade in BC-256 package only.



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-5166 fax: 408-492-8674 www.idt.com *for Tech Support:* 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.